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ABSTRACT 
A new PLL topology and a new simplified linear model are pre- 
sented The new EA fractional-N synthesizer presents no refer- 
ence spurs and lowers the overall phase noise, thanks to the pres- 
ence of a SampleJHold block. With a new simulation methodology 
it is possible to perform very accurate simulations, whose results 
match closely those obtained with the linear PLL model devel- 
oped. 
1. INTRODUCTION 
EA modulation in fractional-N synthesizer is a technique that has 
been successfully demonstrated for high resolution and high speed 
frequency synthesizers [ I ,  21. The use of high-order multi-bit EA 
modulators introduces new issues which need to be carefully taken 
into account. such as down-folding of high frequency quantization 
noise, derivation of a linear model for noise analysis [4] and ef- 
ficient techniques for fast and accurate simulations. The paper is 
organized as follows: in section 2 we present a new PLL topology 
which prevents high frequency noise dawn-folding and cancels 
reference spurs in the output spectrum. In section 3 the deriva- 
tion of a linear model is presented. The resulting linear model 
is similar to [4], but the derivation is more straightfonvard. Sec- 
tion 4 presents a simple event-driven simulation approach, which 
compared to previous approaches [5,  31. offers greatly increased 
accuracy and simulation speed. Finally in section 5 we compare 
the theory developed with the results from simulations. 
2. SPURS FREE PLL TOPOLOGY 
The proposed synthesizer is shown in Fig. 1. The structure is 
similar to ordinaly EA fractional-N synthesizers except for the 
presence of a Sample-Hold ( S N )  block between the Charge Pump 
(CP) and the Loop Filter (LF). The SM serves two purposes: it pre- 
vents noise down-folding due to non-uniform sampling, and it can- 
cels reference spurs. The non-uniform sampling is due to the fact 
that the PFD generates variable length pulses aligned to the first 
occumng edge of the reference clock signal fie, and the divider 
signal f d i v  (Fig. I ) :  consequently the PFD output is not synchro- 
nized to the reference clock. Non-uniform sampling is a highly 
non linear phenomenon: the contribution of the down-folded noise 
to the overall output phase noise can be relevant, especially since 
high frequency and high power EA quantization noise is present. 
Another way of looking at it: it is completely equivalent to non- 
uniform quantization steps in voltage EA DACs. 
This work was carried out BE a pan of an internship at the QCT depart- 
menrotQualcomm CDMATechnologies. 
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Figure I :  SN EA fractional-N synthesizer 
The second advantage of the SN is its action on the LF volt- 
age. After every UPDOWN pulse. the SIH samples the voltage 
across the integrating capacitance and holds it for a reference cy- 
cle. This operation prevents the modulation of the LF voltage by 
the reference clock, hence ideally it eliminates reference spurs [6] 
in the VCO output. In  reality low level spurs may appear at the 
output due to the charge feedthrough in the control switch. In  the 
next section we derive a linear model for the analysis of the SIH 
PLL. 
3. LINEAR MODEL 
We first focus our attention on the S / H  portion of the PLL. A 
possible implementation is shown in Fig. 2. This circuit uses a 
switched-capacitor integrator to carry out both the S/H function as 
well as the integrator function that is usually implemented by the 
Loop Filter. To derive the transfer function we start by considering 
the charge deposited on the capacitance CI : 
where Ap(t) is the phase error waveform produced by the PFD. 
After a certain delay TSH the charge is transferred to CZ and added 
to the charge previously stored 
QC2 ( t )  = Qc, ( t  - T R o f )  + Qc, ( t  - T S H )  (2) 
In voltage terms and inserting the expression for Qc,: 
Taking the Laplace transform yields: 
1-1065 C-7803-7761-31031517.00 02003 IEEE 
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on February 24,2010 at 04:21:47 EST from IEEE Xplore.  Restrictions apply. 
Figure 2: Possible implementation of S/H ponion 
In the previous equation Vc, (s) is still modeled in the discrete- 
time domain. i.e. as a train of delta-functions. In reality the out- 
put voltage is a staircase function. As a consequence eq. 4 is 
further modified by a zero-order hold network that convens the 
impulse-train into the staircase waveform. The transfer function 
of the Zero-order hold network is given by Hzow (s) = & . 
. The actual transfer function from phase difference ,&-'*Re, 
(PFD input) to integrator output is then given by: 
Consequently, the circuit in Fig. 2 can be modeled as shown in Fig. 
3. Note that in Fig. 3 the integration 1 f sCz has been absorbed in 
the loop filter transfer function F ( s ) .  Thus the only difference 
introduced by the S/H is the delay TSH. Note that the sampling 
now always occurs at regular time intervals, namely at the nega- 
tive edge of the reference clock. In the setup shown in Fig. 2 the 
delay TSH is equal to half a reference penod. The delay is neces- 
sary to allow the CP current to be completely integrated before the 
sampling operation takes place. Note also that the sampling switch 
needs to be opened while the charge pump is active. The control 
logic of Fig. 2 takes into account the fact that the rising edge of the 
DOWN pulse occurs before the rising edge of the reference clock. 
This results in a variable duty cycle for the S/Hc,,l control signal 
as shown in Fig. 4. 
If a trickle current is used in the CP  (e.g. only UP pulses are 
present) then it is sufficient to invert the reference clock signal to 
generate a proper S/H,,,I signal. 
v," 
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Figure 3: Linear model of S/H ponion 
3.1. Divider 
We will now derive a simple linear model for the divider. The first 
step is to find the timing errors with the aid of Fig. 4. N is the 
nominal divider modulus and b(n) is the dithering value provided 
by the EA modulator. According to the timing diagram we can 
write: 
Figure 4: PLL waveforms 
At (n + 1) = At (n) + ( N  + b(n)) Tvco - Tnej (6) 
Indicating with pb the average value of b(n) ( ps is the fractional 
divider value ), the reference period TR*~  can be expressed as: 
TRcf = ( N  + pb)Tvco  (7) 
In deriving eq. 7 we are making the important approximation 
that TVCO is constant. This assumption is reasonable for receive- 
transmit synthesizers with narrow modulation bandwidth. In these 
cases the relative frequency variation of the VCO is very small, 
which means that Tvco is nearly constant . 
Defining b'(n) = b(n) - pb and substituting Tvco from eq. 
7 into eq. 6 yields: 
(8) At (n+ 1) = At(n)  + TRef b'(n) 
Converting to phase domain we have A m &  = e. We can fi- 
nally derive an expression for the additive noise caused by dither- 
ing the divider ratio: 
The previous equation shows that the CA noise undergoes an in- 
tegration but is otherwise shaped by the loop in exactly the same 
way as the reference clock phase noise. 
The final linear model is shown in Fig. 5. The closed-loop 
transfer function He(s)  is given by (fig: 5 )  : 
The phase noise propenies can be predicted from linear systems 
analysis; the CA modulation can be modeled as additive phase 
contribution (also shown in Fig. 5). The EA architecture used 
was a 41horder MASH with a 4 bit output signal. The 4 bit quan- 
tization causes quantization noise nb which is added to the output 
word. Such noise is spread out over a bandwidth of fief = l/T,.f 
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and is high-pass shaped hy the E A  modulator with a noise trans- 
The E A  signal transfer function (STF) is given by H s T F ( f )  = 
(e-f2nfT-*I)'. Assuming that the quantization noise is indepen- 
dent of the input signal, the power spectral density of the bit stream 
can be expressed as: 
fer function (NTF) given by H N T F ( ~ )  = (1 - eC~zxfT7sl )'. 
(12) TLf a sn,(f) =- IHNTF(~)I 12 
From the linear model of Fig. 5 we can find the transfer function 
from the output of the NTF to the output phase pvco: 
Finally the output phase noise Power Spectral Density due to the 
E A  quantization noise n b  is simply given by: 
S v v c o ( f )  = l H n ( j 2 f f f T ) I a  S . b ( f )  (14) 
The effect of quantization error at E A  input can be evaluated in 
the same way. The PSD is given by: 
Sca,,(f) = ".i .2-""' , IHsTF(f)l' (15) 12 
where b,e, is the number of bits below decimal point in EA input. 
The calculation of the power spectral density of the PLL phase 
error due to the E A  input quantization is then straightforward (fig: 
5) :  
S,.r~,.(f) = IHn(j2nfT)12S~ni.(f) (16) 
Figure 5:  Complete linearized SIH E A  fractional-N PLL 
4. FULLY EVENT DRIVEN SIMULATION 
The presence of a multi-bit E A  modulator makes the use of an 
event-driven simulator beneficial. Methods based on uniform or 
adaptive time steps quantize the location of the edges of the sam- 
pling time in the EA multi-bit quantizer [3]. This is equivalent 
to non-uniform sampling and leads to down-folding of high fre- 
quency noise. The effect is the same as having non uniform steps 
in multilevel D/A conveners. 
Besides providing 100% accurate time steps, event driven sim- 
ulations are very fast and highly efficient: PLL variables are cal- 
culated only when an went occurs. The simulation presented in 
this section is based on a standard event-driven simulator, Verilog 
XL, customized through PLI (Programming Language Interface) 
to support mathematical functions. 
The simulation set-up is structured in a modularized way: PLL 
blocks are connected through signals that are responsible for tim- 
ing and far data exchange. This means that each PLL black can be 
CP update VCO update 
UP _ _  
- _  
DOWN 
Figure 6 PLL model with SampleIHold 
coded as an independent unit. without worrying about the interac- 
tion with the other blocks. The implementation of the synthesizer 
digital blocks is trivial; we concentrate on the implementation of 
the Lmp Filter which is the biggest issue in PLL simulations. 
The following discussion is focused on the LF modeling, but 
it applies to any (pseudo) continuous time system modeling. The 
way the Loop Filter is modeled is shown in Fig. 6. Every time 
a control signal is issued from the VCO or the CP, the loop filter 
updates its state and calculares a new control voltage according to 
the actual input value. 
To describe the LF behavior in mathematical terms we stan 
from its transfer function and we derive its State-Space Formu- 
lation. We assume the LF transfer function to be given by the 
following equation: , 
I + $  
F ( s )  = (17) sc. ( I+  6 ) .  ( I +  ;) . (1+ &) 
Note that equation 17 also includes the integrating capacitance. 
With a partial fraction expansion, equation 17 can be decomposed 
into 4 parallel blocks. namely an integrator and three 1"order RC 
blocks. Noting that between the update times the input to the LF 
is constant (e.g. ri, is appearing as a staircase to the LF), the 
equation describing the behavior of each of the three RG blocks is 
given by (state equation solution): 
V.(t,) = Vz(to)+(A,K,(to) - V.(to)) (1 -e--) (18) 
The equation that describes the integrating block is given by: 
The VCO control voltage is then given by: 
v,l .( t)  = Vl(t) + %(t)  + V,(t)  + Vc(t) (20) 
The Verilog model for the LF is then simply given by a set of equa- 
tions which describe exactly the behavior of the LF. The VCO is 
modeled as a self-updating block. Such operation can he visual- 
ized as shown in Fig. 6. The update takes place at discrete time 
instances. namely every half-VCO period. The approximation in- 
troduced is minimal, since the frequency of the VCO is several or- 
ders of magnitude higher with respect to the PLL dynamics. Every 
half-period the VCO sends an update signal to the LF to obtain the 
new VCO control voltage; on the basis of the updated value, the 
new VCO period is calculated. Note that the LF update takes place 
only when required by other blocks: the update time intervals are 
not uniform. This makes the simulation methodology very effi- 
cient. since the calculations occur only at the required time steps. 
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5. RESULTS 
The methodology described'in section 4 was used to simulate the 
topology presented in section 2. Fig. 7 shows the Power Spectral 
Density (F'SD) of the output phase noise pvco due to the EA 
quantization for two different cases. The lower curves represent 
the ideal condition: the input dah to the EA presents no input 
quantization. The upper curves are instead the result of a I6 bits 
quantization below decimal point. The curves obtained from the 
simulation (PSD calculated with Matlab) match perfectly the PSD 
described by equations 14 and 16. 
Figure 7: Synthesizer Phase Noise PSD 
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Figure 8: Phase Noise PSD. S i H  PLL vs. regular PLL 
The low frequency noise floor is due to a very small amount 
of dithering applied on the EA modulator input. In absence of 
modulated data, dithering is necessary to avoid the presence of 
fractional spurs. Note that no reference spurs appear in the output 
spectmm. 
In figure 8 the PSD of the S/H PLL is compared with the PSD 
of the standard PLL. The S/H PLL has a lower overall phase noise 
and does not present reference spurs which appear instead in the 
spectrum of the standard PLL (i.e. without SM). 
As already discussed in section 2, reference spurs may appear 
also in the S/H PLL output when a real switch is used to control the 
S/H. However the level of such spurs would be much lower with 
respect to the spurs level of a standard PLL. Besides, the spurs 
level for a standard PLL is higher in real situations. when CP mis- 
matches, CP leakage currents and timing mismatches in the PFD 
are taken into account. Even in ideal conditions, the spurs are ex- 
ceeding the GSM mask specifications. Simulations have shown 
that the SM PLL does not present spurs even in case of CP mis- 
matches and CP leakage currents. 
Real GSM data was fed into the EA modulator through a dig- 
ital prewarp tilter. The output spectrum lies within the mask speci- 
fied by the GSM standard and the RMS phase error is smaller than 
0.5 deg RMS. This indicates that the S/H PLL is suitable for direct 
GSM modulation. 
6. CONCLUSIONS 
This work presented a new EA fractional-N synthesizer topol- 
ogy and a new simplified theory to descnbe the PLL performance. 
Also, a new simulation methodology completely based on event 
driven approach is shown. The novelty is represented by the intro- 
duction of a S/H block to avoid noise down-fold due to the non- 
uniform sampling operation of the PFD. The S/H also eliminates 
the problem of reference spurs in the VCO output. We have shown 
how it is possible to represent the behavior of the loop filter in 
a way which is suitable for event-driven based simulations. Ex- 
tremely high accuracy can he reached because undesirable time 
quantization phenomena are avoided, the only limit being the nu- 
merical accuracy of the event-driven simulator. The simulations 
are very fast since they proceed through events and the implemen- 
tation is straightforward. The comparisons presented in section 5 
demonstrate the advantages of the S/H PLL over a standard PLL 
and they show the perfect match between the theoretical model 
and the simulations. Finally, the S/H PLL fulfills the GSM stan- 
dard both in receiving and transmitting mode. 
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